
6. Bus Timing
SCL: Serial Clock, SDA: Serial Data I/O
t F
t HIGH
t R
S CL
t LOW
t LOW
t S U. S TA
t HD. S TA
t HD.DAT
t S U.DAT
t S U. S TO
S DA IN
t AA
S DA OUT
7. Write Cycle Timing
SCL: Serial Clock, SDA: Serial Data I/O
SCL
t DH
t BUF
SDA
8th BIT
ACK
WORDn
(1)
t wr
STOP
CONDITION
START
CONDITION
Note:
6
1. The write cycle time t WR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.
AT24C64B
3350E–SEEPR–9/07